[PATCH] D63452: AMDGPU: Support some GDS atomics
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jun 28 16:52:21 PDT 2019
arsenm added inline comments.
================
Comment at: lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:137
const LLT LocalPtr = GetAddrSpacePtr(AMDGPUAS::LOCAL_ADDRESS);
+ const LLT RegionPtr = GetAddrSpacePtr(AMDGPUAS::REGION_ADDRESS);
const LLT FlatPtr = GetAddrSpacePtr(AMDGPUAS::FLAT_ADDRESS);
----------------
Probably should drop the global isel changes for now. I have a large patch replacing the load and store handling
================
Comment at: lib/Target/AMDGPU/DSInstructions.td:604
-class DSReadPat <DS_Pseudo inst, ValueType vt, PatFrag frag> : GCNPat <
+class DSReadPat <DS_Pseudo inst, ValueType vt, PatFrag frag, int gds> : GCNPat <
(vt (frag (DS1Addr1Offset i32:$ptr, i32:$offset))),
----------------
This can default to 0 instead of touching all the other patterns?
================
Comment at: lib/Target/AMDGPU/SIMachineFunctionInfo.cpp:50
+ HighBitsOf32BitAddress(0),
+ GDSSize(4096) {
const GCNSubtarget &ST = MF.getSubtarget<GCNSubtarget>();
----------------
Why is this not defaulting to 0?
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D63452/new/
https://reviews.llvm.org/D63452
More information about the llvm-commits
mailing list