[PATCH] D63411: [RISCV] Specify registers used in DWARF exception handling

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 20 04:58:15 PDT 2019

Previous message: [PATCH] D63411: [RISCV] Specify registers used in DWARF exception handling
Next message: [PATCH] D63412: AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb added a comment.

Thanks for the patch! Do you have a reference for these being the appropriate values?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D63411/new/

https://reviews.llvm.org/D63411

Previous message: [PATCH] D63411: [RISCV] Specify registers used in DWARF exception handling
Next message: [PATCH] D63412: AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list