[PATCH] D61935: Fixes PPC64 Tbegin disassembling

[Jinsong Ji via Phabricator via llvm-commits]

jsji updated this revision to Diff 203824.
jsji added a comment.
Herald added a subscriber: hiraditya.

This patch try to clean up TM related DAGs.

1. Fixes the problem by remove explicit output of cr0, and put it as implicit def.
2. Update int_ppc_tbegin pattern to accommodate the implicit def of cr0.
3. Update the TCHECK operand and int_ppc_tcheck accordingly.
4. Add some builtin test and disassembly tests.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D61935/new/

https://reviews.llvm.org/D61935

Files:
  llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCInstrHTM.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/lib/Target/PowerPC/PPCRegisterInfo.td
  llvm/test/CodeGen/PowerPC/htm.ll
  llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-p8htm.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D61935.203824.patch
Type: text/x-patch
Size: 8985 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190610/00a84a52/attachment.bin>