[PATCH] D62787: [X86] Add the vector integer min/max instructions to isAssociativeAndCommutative.
Roman Lebedev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jun 4 12:52:25 PDT 2019
lebedev.ri added a comment.
In D62787#1529704 <https://reviews.llvm.org/D62787#1529704>, @spatel wrote:
> In D62787#1529701 <https://reviews.llvm.org/D62787#1529701>, @RKSimon wrote:
>
> > This might be a sign that we need to review the generic CPU - for instance should we enable PostRA?
>
>
> We need to differentiate here: the generic CPU ("target-cpu"="x86-64") is set by clang and uses the SandyBridge scheduler model, but these regression tests have *no* CPU model rather than the generic model. Maybe we should have llc set the generic model as the default?
That will probably result in every single test being regenerated?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D62787/new/
https://reviews.llvm.org/D62787
More information about the llvm-commits
mailing list