[PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue May 28 09:16:05 PDT 2019
arsenm added a comment.
In D62519#1519357 <https://reviews.llvm.org/D62519#1519357>, @rampitec wrote:
> LGTM, but I still believe it shall be reserved register instead.
I'm not sure what you mean. A reserved register wouldn't help
CHANGES SINCE LAST ACTION
More information about the llvm-commits