[PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun May 26 22:17:37 PDT 2019

Previous message: [PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets
Next message: [llvm] r361659 - [ARM] additionally check for ARM::INLINEASM_BR w/ ARM::INLINEASM
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D62415/new/

https://reviews.llvm.org/D62415

Previous message: [PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets
Next message: [llvm] r361659 - [ARM] additionally check for ARM::INLINEASM_BR w/ ARM::INLINEASM
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list