[PATCH] D62018: [AArch64] Handle ISD::LRINT and ISD::LLRINT
Adhemerval Zanella via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue May 21 12:01:48 PDT 2019
zatrazz updated this revision to Diff 200563.
zatrazz added a comment.
Updated patch based on previous comments. Add a pattern to handle i32 return and a testcase for Windows.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D62018/new/
https://reviews.llvm.org/D62018
Files:
llvm/include/llvm/Target/TargetSelectionDAG.td
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/lib/Target/AArch64/AArch64InstrInfo.td
llvm/test/CodeGen/AArch64/llrint-conv.ll
llvm/test/CodeGen/AArch64/lrint-conv-win.ll
llvm/test/CodeGen/AArch64/lrint-conv.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D62018.200563.patch
Type: text/x-patch
Size: 6512 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190521/054d5bd2/attachment.bin>
More information about the llvm-commits
mailing list