[PATCH] D61825: [ARM][AArch64] Put Android Bionic PT_TLS overaligning hack under --android-tls

Eugene Leviant via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 13 04:11:08 PDT 2019

Previous message: [PATCH] D61599: [Support] Reverted r357058 and r351916, MemoryBlock class now exposes its allocated size instead of requested size.
Next message: [PATCH] D61825: [ARM][AArch64] Put Android Bionic PT_TLS overaligning hack under --android-tls
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

evgeny777 added a comment.

If we always align first PT_TLS section on 64 bytes wouldn't this fix the problem?


Repository:
  rLLD LLVM Linker

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D61825/new/

https://reviews.llvm.org/D61825

Previous message: [PATCH] D61599: [Support] Reverted r357058 and r351916, MemoryBlock class now exposes its allocated size instead of requested size.
Next message: [PATCH] D61825: [ARM][AArch64] Put Android Bionic PT_TLS overaligning hack under --android-tls
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list