[PATCH] D61515: [AArch64][SVE2] Asm: add SQRDMLAH/SQRDMLSH instructions

[Diana Picus via Phabricator via llvm-commits]

rovka added inline comments.


================
Comment at: test/MC/AArch64/SVE2/sqrdmlah-diagnostics.s:8
+sqrdmlah z0.h, z1.h, z8.h[0]
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqrdmlah z0.h, z1.h, z8.h[0]
----------------
Why not "error: Invalid restricted vector register, expected z0.h..z7.h" ?


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D61515/new/

https://reviews.llvm.org/D61515