[PATCH] D61344: [AMDGPU] gfx1010 GCNRegBankReassign pass

[Stanislav Mekhanoshin via Phabricator via llvm-commits]

rampitec created this revision.
rampitec added reviewers: kzhuravl, msearles.
Herald added subscribers: mgrang, t-tye, tpr, dstuttard, yaxunl, mgorny, nhaehnle, wdng, jvesely, arsenm.
rampitec added parent revisions: D61332: [AMDGPU] gfx1010 DS implementation, D61330: [AMDGPU] gfx1010 VMEM and SMEM implementation, D61341: [AMDGPU] gfx1010 GCNNSAReassign pass, D61339: [AMDGPU] gfx1010 MIMG implementation.

Reassign registers to reduce register bank conflicts.


https://reviews.llvm.org/D61344

Files:
  lib/Target/AMDGPU/AMDGPU.h
  lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
  lib/Target/AMDGPU/CMakeLists.txt
  lib/Target/AMDGPU/GCNRegBankReassign.cpp
  test/CodeGen/AMDGPU/regbank-reassign.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D61344.197447.patch
Type: text/x-patch
Size: 40688 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190430/8c0ecf2d/attachment-0001.bin>