[PATCH] D59758: [DAGCombiner] Combine OR as ADD when no common bits are set

Bjorn Pettersson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 9 06:29:35 PDT 2019

Previous message: [PATCH] D60460: [SelectionDAG] Use KnownBits::computeForAddSub in SelectionDAG::computeKnownBits
Next message: [PATCH] D59758: [DAGCombiner] Combine OR as ADD when no common bits are set
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

bjope added a comment.

Friendly ping!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D59758/new/

https://reviews.llvm.org/D59758

Previous message: [PATCH] D60460: [SelectionDAG] Use KnownBits::computeForAddSub in SelectionDAG::computeKnownBits
Next message: [PATCH] D59758: [DAGCombiner] Combine OR as ADD when no common bits are set
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list