[PATCH] D60341: [X86] Use (SUBREG_TO_REG (MOV32rm)) for extloadi64i8/extloadi64i16 when the load is 4 byte aligned or better and not volatile.

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon accepted this revision.
RKSimon added a comment.
This revision is now accepted and ready to land.

LGTM - although I'm a little surprised that <4 x i1> has an alignment >= 4



================
Comment at: llvm/test/CodeGen/X86/vector-sext-widen.ll:1494
 
 define <4 x i32> @load_sext_4i1_to_4i32(<4 x i1> *%ptr) {
 ; SSE2-LABEL: load_sext_4i1_to_4i32:
----------------
I'm a little surprised that <4 x i1> is assumed to have a alignment >= 4


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D60341/new/

https://reviews.llvm.org/D60341