[PATCH] D59626: [AMDGPU] Add MachineDCE pass after RenameIndependentSubregs
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 4 12:45:37 PDT 2019
rampitec updated this revision to Diff 193766.
rampitec retitled this revision from "Add MachineDCE pass after RenameIndependentSubregs" to "[AMDGPU] Add MachineDCE pass after RenameIndependentSubregs".
rampitec added a comment.
Herald added subscribers: t-tye, tpr, dstuttard, yaxunl, kzhuravl.
Moving pass insertion from common TargetPassConfig into AMDGPU, since most targets do not need it.
Changes to maintain liveness if available remain in the MachineDCE pass, but are a no-op for any other target until they decide to use it late in the RA.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D59626/new/
https://reviews.llvm.org/D59626
Files:
lib/CodeGen/DeadMachineInstructionElim.cpp
lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
test/CodeGen/AMDGPU/dead-lane.mir
test/CodeGen/AMDGPU/salu-to-valu.ll
test/CodeGen/AMDGPU/sdwa-peephole.ll
test/CodeGen/AMDGPU/shrink-carry.mir
test/CodeGen/AMDGPU/spill-empty-live-interval.mir
test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D59626.193766.patch
Type: text/x-patch
Size: 8356 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190404/02eed90e/attachment.bin>
More information about the llvm-commits
mailing list