[PATCH] D59596: [RISCV] Allow conversion of CC logic to bitwise logic

[Luís Marques via Phabricator via llvm-commits]

luismarques created this revision.
luismarques added reviewers: asb, apazos, rogfer01, efriedma.
Herald added subscribers: llvm-commits, benna, psnobl, jocewei, PkmX, rkruppe, the_o, brucehoult, MartinMosbeck, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar.
Herald added a project: LLVM.

Indicates in the TargetLowering interface that conversions from CC logic to 
bitwise logic are allowed. Adds tests that show the benefit when optimization 
opportunities are detected. Also adds tests that show that when the optimization 
is not applied correct code is generated (but opportunities for other 
optimizations remain).


Repository:
  rL LLVM

https://reviews.llvm.org/D59596

Files:
  lib/Target/RISCV/RISCVISelLowering.h
  test/CodeGen/RISCV/setcc-logic.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D59596.191472.patch
Type: text/x-patch
Size: 4512 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190320/963b8f0c/attachment.bin>