[PATCH] D59036: Memory writes overlap in the pipelined loop

[Yan Luo via Phabricator via llvm-commits]

yan_luo updated this revision to Diff 189736.
yan_luo added a comment.
Herald added a subscriber: hiraditya.

Updated the diff.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D59036/new/

https://reviews.llvm.org/D59036

Files:
  llvm/lib/CodeGen/MachinePipeliner.cpp


Index: llvm/lib/CodeGen/MachinePipeliner.cpp
===================================================================
--- llvm/lib/CodeGen/MachinePipeliner.cpp
+++ llvm/lib/CodeGen/MachinePipeliner.cpp
@@ -3131,8 +3131,7 @@
       SI->hasOrderedMemoryRef() || DI->hasOrderedMemoryRef())
     return true;
 
-  // Only chain dependences between a load and store can be loop carried.
-  if (!DI->mayStore() || !SI->mayLoad())
+  if (!DI->mayStore())
     return false;
 
   unsigned DeltaS, DeltaD;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D59036.189736.patch
Type: text/x-patch
Size: 492 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190307/7d4f04bf/attachment.bin>