[llvm] r355581 - [X86] Add 512-bit fminnum/maxnum test cases for PR40984. Also add v8f32 minnum/maxnum tests. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 6 21:56:53 PST 2019
Author: ctopper
Date: Wed Mar 6 21:56:52 2019
New Revision: 355581
URL: http://llvm.org/viewvc/llvm-project?rev=355581&view=rev
Log:
[X86] Add 512-bit fminnum/maxnum test cases for PR40984. Also add v8f32 minnum/maxnum tests. NFC
Modified:
llvm/trunk/test/CodeGen/X86/fmaxnum.ll
llvm/trunk/test/CodeGen/X86/fminnum.ll
Modified: llvm/trunk/test/CodeGen/X86/fmaxnum.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/fmaxnum.ll?rev=355581&r1=355580&r2=355581&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/fmaxnum.ll (original)
+++ llvm/trunk/test/CodeGen/X86/fmaxnum.ll Wed Mar 6 21:56:52 2019
@@ -1,6 +1,7 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=sse2 < %s | FileCheck %s --check-prefix=CHECK --check-prefix=SSE
-; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX
+; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX --check-prefix=AVX1
+; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx512f < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX --check-prefix=AVX512
declare float @fmaxf(float, float)
declare double @fmax(double, double)
@@ -11,6 +12,8 @@ declare x86_fp80 @llvm.maxnum.f80(x86_fp
declare <2 x float> @llvm.maxnum.v2f32(<2 x float>, <2 x float>)
declare <4 x float> @llvm.maxnum.v4f32(<4 x float>, <4 x float>)
+declare <8 x float> @llvm.maxnum.v8f32(<8 x float>, <8 x float>)
+declare <16 x float> @llvm.maxnum.v16f32(<16 x float>, <16 x float>)
declare <2 x double> @llvm.maxnum.v2f64(<2 x double>, <2 x double>)
declare <4 x double> @llvm.maxnum.v4f64(<4 x double>, <4 x double>)
declare <8 x double> @llvm.maxnum.v8f64(<8 x double>, <8 x double>)
@@ -30,12 +33,20 @@ define float @test_fmaxf(float %x, float
; SSE-NEXT: movaps %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_fmaxf:
-; AVX: # %bb.0:
-; AVX-NEXT: vmaxss %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_fmaxf:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxss %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_fmaxf:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vmaxss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovaps %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call float @fmaxf(float %x, float %y) readnone
ret float %z
}
@@ -63,12 +74,20 @@ define double @test_fmax(double %x, doub
; SSE-NEXT: movapd %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_fmax:
-; AVX: # %bb.0:
-; AVX-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_fmax:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_fmax:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovapd %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call double @fmax(double %x, double %y) readnone
ret double %z
}
@@ -103,12 +122,20 @@ define float @test_intrinsic_fmaxf(float
; SSE-NEXT: movaps %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fmaxf:
-; AVX: # %bb.0:
-; AVX-NEXT: vmaxss %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fmaxf:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxss %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmaxf:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vmaxss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovaps %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call float @llvm.maxnum.f32(float %x, float %y) readnone
ret float %z
}
@@ -126,12 +153,20 @@ define double @test_intrinsic_fmax(doubl
; SSE-NEXT: movapd %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fmax:
-; AVX: # %bb.0:
-; AVX-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fmax:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmax:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vmaxsd %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovapd %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call double @llvm.maxnum.f64(double %x, double %y) readnone
ret double %z
}
@@ -195,6 +230,172 @@ define <4 x float> @test_intrinsic_fmax_
ret <4 x float> %z
}
+define <8 x float> @test_intrinsic_fmax_v8f32(<8 x float> %x, <8 x float> %y) {
+; SSE-LABEL: test_intrinsic_fmax_v8f32:
+; SSE: # %bb.0:
+; SSE-NEXT: movaps %xmm2, %xmm4
+; SSE-NEXT: maxps %xmm0, %xmm4
+; SSE-NEXT: cmpunordps %xmm0, %xmm0
+; SSE-NEXT: andps %xmm0, %xmm2
+; SSE-NEXT: andnps %xmm4, %xmm0
+; SSE-NEXT: orps %xmm2, %xmm0
+; SSE-NEXT: movaps %xmm3, %xmm2
+; SSE-NEXT: maxps %xmm1, %xmm2
+; SSE-NEXT: cmpunordps %xmm1, %xmm1
+; SSE-NEXT: andps %xmm1, %xmm3
+; SSE-NEXT: andnps %xmm2, %xmm1
+; SSE-NEXT: orps %xmm3, %xmm1
+; SSE-NEXT: retq
+;
+; AVX-LABEL: test_intrinsic_fmax_v8f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vmaxps %ymm0, %ymm1, %ymm2
+; AVX-NEXT: vcmpunordps %ymm0, %ymm0, %ymm0
+; AVX-NEXT: vblendvps %ymm0, %ymm1, %ymm2, %ymm0
+; AVX-NEXT: retq
+ %z = call <8 x float> @llvm.maxnum.v8f32(<8 x float> %x, <8 x float> %y) readnone
+ ret <8 x float> %z
+}
+
+define <16 x float> @test_intrinsic_fmax_v16f32(<16 x float> %x, <16 x float> %y) {
+; SSE-LABEL: test_intrinsic_fmax_v16f32:
+; SSE: # %bb.0:
+; SSE-NEXT: movaps %xmm4, %xmm8
+; SSE-NEXT: maxps %xmm0, %xmm8
+; SSE-NEXT: cmpunordps %xmm0, %xmm0
+; SSE-NEXT: andps %xmm0, %xmm4
+; SSE-NEXT: andnps %xmm8, %xmm0
+; SSE-NEXT: orps %xmm4, %xmm0
+; SSE-NEXT: movaps %xmm5, %xmm4
+; SSE-NEXT: maxps %xmm1, %xmm4
+; SSE-NEXT: cmpunordps %xmm1, %xmm1
+; SSE-NEXT: andps %xmm1, %xmm5
+; SSE-NEXT: andnps %xmm4, %xmm1
+; SSE-NEXT: orps %xmm5, %xmm1
+; SSE-NEXT: movaps %xmm6, %xmm4
+; SSE-NEXT: maxps %xmm2, %xmm4
+; SSE-NEXT: cmpunordps %xmm2, %xmm2
+; SSE-NEXT: andps %xmm2, %xmm6
+; SSE-NEXT: andnps %xmm4, %xmm2
+; SSE-NEXT: orps %xmm6, %xmm2
+; SSE-NEXT: movaps %xmm7, %xmm4
+; SSE-NEXT: maxps %xmm3, %xmm4
+; SSE-NEXT: cmpunordps %xmm3, %xmm3
+; SSE-NEXT: andps %xmm3, %xmm7
+; SSE-NEXT: andnps %xmm4, %xmm3
+; SSE-NEXT: orps %xmm7, %xmm3
+; SSE-NEXT: retq
+;
+; AVX1-LABEL: test_intrinsic_fmax_v16f32:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxps %ymm0, %ymm2, %ymm4
+; AVX1-NEXT: vcmpunordps %ymm0, %ymm0, %ymm0
+; AVX1-NEXT: vblendvps %ymm0, %ymm2, %ymm4, %ymm0
+; AVX1-NEXT: vmaxps %ymm1, %ymm3, %ymm2
+; AVX1-NEXT: vcmpunordps %ymm1, %ymm1, %ymm1
+; AVX1-NEXT: vblendvps %ymm1, %ymm3, %ymm2, %ymm1
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmax_v16f32:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vextractf32x4 $3, %zmm0, %xmm2
+; AVX512-NEXT: vextractf32x4 $3, %zmm1, %xmm3
+; AVX512-NEXT: vmaxss %xmm2, %xmm3, %xmm4
+; AVX512-NEXT: vcmpunordss %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovss %xmm3, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm5 = xmm2[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vmaxss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0],xmm7[0],xmm4[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm2[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm3[1,0]
+; AVX512-NEXT: vmaxss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1],xmm7[0],xmm4[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm2 = xmm2[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vmaxss %xmm2, %xmm3, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovss %xmm3, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm8 = xmm4[0,1,2],xmm5[0]
+; AVX512-NEXT: vextractf32x4 $2, %zmm0, %xmm3
+; AVX512-NEXT: vextractf32x4 $2, %zmm1, %xmm4
+; AVX512-NEXT: vmaxss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm7 = xmm4[1,1,3,3]
+; AVX512-NEXT: vmaxss %xmm6, %xmm7, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm6, %xmm6, %k1
+; AVX512-NEXT: vmovss %xmm7, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm5[0],xmm2[0],xmm5[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm4[1,0]
+; AVX512-NEXT: vmaxss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm7[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm4 = xmm4[3,1,2,3]
+; AVX512-NEXT: vmaxss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1,2],xmm5[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm8, %ymm2, %ymm8
+; AVX512-NEXT: vextractf128 $1, %ymm0, %xmm3
+; AVX512-NEXT: vextractf128 $1, %ymm1, %xmm4
+; AVX512-NEXT: vmaxss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm7 = xmm4[1,1,3,3]
+; AVX512-NEXT: vmaxss %xmm6, %xmm7, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm6, %xmm6, %k1
+; AVX512-NEXT: vmovss %xmm7, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm5[0],xmm2[0],xmm5[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm4[1,0]
+; AVX512-NEXT: vmaxss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm7[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm4 = xmm4[3,1,2,3]
+; AVX512-NEXT: vmaxss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm3 = xmm2[0,1,2],xmm5[0]
+; AVX512-NEXT: vmaxss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm4 = xmm0[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm5 = xmm1[1,1,3,3]
+; AVX512-NEXT: vmaxss %xmm4, %xmm5, %xmm6
+; AVX512-NEXT: vcmpunordss %xmm4, %xmm4, %k1
+; AVX512-NEXT: vmovss %xmm5, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0],xmm6[0],xmm2[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm0[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm1[1,0]
+; AVX512-NEXT: vmaxss %xmm4, %xmm5, %xmm6
+; AVX512-NEXT: vcmpunordss %xmm4, %xmm4, %k1
+; AVX512-NEXT: vmovss %xmm5, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm6[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm0 = xmm0[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm1 = xmm1[3,1,2,3]
+; AVX512-NEXT: vmaxss %xmm0, %xmm1, %xmm4
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm0 = xmm2[0,1,2],xmm4[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
+; AVX512-NEXT: vinsertf64x4 $1, %ymm8, %zmm0, %zmm0
+; AVX512-NEXT: retq
+ %z = call <16 x float> @llvm.maxnum.v16f32(<16 x float> %x, <16 x float> %y) readnone
+ ret <16 x float> %z
+}
+
define <2 x double> @test_intrinsic_fmax_v2f64(<2 x double> %x, <2 x double> %y) {
; SSE-LABEL: test_intrinsic_fmax_v2f64:
; SSE: # %bb.0:
@@ -272,15 +473,64 @@ define <8 x double> @test_intrinsic_fmax
; SSE-NEXT: orpd %xmm7, %xmm3
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fmax_v8f64:
-; AVX: # %bb.0:
-; AVX-NEXT: vmaxpd %ymm0, %ymm2, %ymm4
-; AVX-NEXT: vcmpunordpd %ymm0, %ymm0, %ymm0
-; AVX-NEXT: vblendvpd %ymm0, %ymm2, %ymm4, %ymm0
-; AVX-NEXT: vmaxpd %ymm1, %ymm3, %ymm2
-; AVX-NEXT: vcmpunordpd %ymm1, %ymm1, %ymm1
-; AVX-NEXT: vblendvpd %ymm1, %ymm3, %ymm2, %ymm1
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fmax_v8f64:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vmaxpd %ymm0, %ymm2, %ymm4
+; AVX1-NEXT: vcmpunordpd %ymm0, %ymm0, %ymm0
+; AVX1-NEXT: vblendvpd %ymm0, %ymm2, %ymm4, %ymm0
+; AVX1-NEXT: vmaxpd %ymm1, %ymm3, %ymm2
+; AVX1-NEXT: vcmpunordpd %ymm1, %ymm1, %ymm1
+; AVX1-NEXT: vblendvpd %ymm1, %ymm3, %ymm2, %ymm1
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmax_v8f64:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vextractf32x4 $3, %zmm0, %xmm2
+; AVX512-NEXT: vextractf32x4 $3, %zmm1, %xmm3
+; AVX512-NEXT: vmaxsd %xmm2, %xmm3, %xmm4
+; AVX512-NEXT: vcmpunordsd %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovsd %xmm3, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm2 = xmm2[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vmaxsd %xmm2, %xmm3, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovsd %xmm3, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm2 = xmm4[0],xmm5[0]
+; AVX512-NEXT: vextractf32x4 $2, %zmm0, %xmm3
+; AVX512-NEXT: vextractf32x4 $2, %zmm1, %xmm4
+; AVX512-NEXT: vmaxsd %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm4[1,0]
+; AVX512-NEXT: vmaxsd %xmm3, %xmm4, %xmm6
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm3 = xmm5[0],xmm6[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm2, %ymm3, %ymm2
+; AVX512-NEXT: vextractf128 $1, %ymm0, %xmm3
+; AVX512-NEXT: vextractf128 $1, %ymm1, %xmm4
+; AVX512-NEXT: vmaxsd %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm4[1,0]
+; AVX512-NEXT: vmaxsd %xmm3, %xmm4, %xmm6
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm3 = xmm5[0],xmm6[0]
+; AVX512-NEXT: vmaxsd %xmm0, %xmm1, %xmm4
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm0 = xmm0[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm1 = xmm1[1,0]
+; AVX512-NEXT: vmaxsd %xmm0, %xmm1, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm0 = xmm4[0],xmm5[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
+; AVX512-NEXT: vinsertf64x4 $1, %ymm2, %zmm0, %zmm0
+; AVX512-NEXT: retq
%z = call <8 x double> @llvm.maxnum.v8f64(<8 x double> %x, <8 x double> %y) readnone
ret <8 x double> %z
}
Modified: llvm/trunk/test/CodeGen/X86/fminnum.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/fminnum.ll?rev=355581&r1=355580&r2=355581&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/fminnum.ll (original)
+++ llvm/trunk/test/CodeGen/X86/fminnum.ll Wed Mar 6 21:56:52 2019
@@ -1,6 +1,7 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=sse2 < %s | FileCheck %s --check-prefix=CHECK --check-prefix=SSE
-; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX
+; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX --check-prefix=AVX1
+; RUN: llc -mtriple=x86_64-unknown-unknown -mattr=avx512f < %s | FileCheck %s --check-prefix=CHECK --check-prefix=AVX --check-prefix=AVX512
declare float @fminf(float, float)
declare double @fmin(double, double)
@@ -11,6 +12,8 @@ declare x86_fp80 @llvm.minnum.f80(x86_fp
declare <2 x float> @llvm.minnum.v2f32(<2 x float>, <2 x float>)
declare <4 x float> @llvm.minnum.v4f32(<4 x float>, <4 x float>)
+declare <8 x float> @llvm.minnum.v8f32(<8 x float>, <8 x float>)
+declare <16 x float> @llvm.minnum.v16f32(<16 x float>, <16 x float>)
declare <2 x double> @llvm.minnum.v2f64(<2 x double>, <2 x double>)
declare <4 x double> @llvm.minnum.v4f64(<4 x double>, <4 x double>)
declare <8 x double> @llvm.minnum.v8f64(<8 x double>, <8 x double>)
@@ -30,12 +33,28 @@ define float @test_fminf(float %x, float
; SSE-NEXT: movaps %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_fminf:
-; AVX: # %bb.0:
-; AVX-NEXT: vminss %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_fminf:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminss %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_fminf:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vminss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovaps %xmm2, %xmm0
+; AVX512-NEXT: retq
+ %z = call float @fminf(float %x, float %y) readnone
+ ret float %z
+}
+
+define float @test_fminf_minsize(float %x, float %y) minsize {
+; CHECK-LABEL: test_fminf_minsize:
+; CHECK: # %bb.0:
+; CHECK-NEXT: jmp fminf # TAILCALL
%z = call float @fminf(float %x, float %y) readnone
ret float %z
}
@@ -55,12 +74,20 @@ define double @test_fmin(double %x, doub
; SSE-NEXT: movapd %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_fmin:
-; AVX: # %bb.0:
-; AVX-NEXT: vminsd %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_fmin:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminsd %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_fmin:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vminsd %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovapd %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call double @fmin(double %x, double %y) readnone
ret double %z
}
@@ -95,12 +122,20 @@ define float @test_intrinsic_fminf(float
; SSE-NEXT: movaps %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fminf:
-; AVX: # %bb.0:
-; AVX-NEXT: vminss %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fminf:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminss %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordss %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvps %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fminf:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vminss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovaps %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call float @llvm.minnum.f32(float %x, float %y) readnone
ret float %z
}
@@ -118,12 +153,20 @@ define double @test_intrinsic_fmin(doubl
; SSE-NEXT: movapd %xmm2, %xmm0
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fmin:
-; AVX: # %bb.0:
-; AVX-NEXT: vminsd %xmm0, %xmm1, %xmm2
-; AVX-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
-; AVX-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fmin:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminsd %xmm0, %xmm1, %xmm2
+; AVX1-NEXT: vcmpunordsd %xmm0, %xmm0, %xmm0
+; AVX1-NEXT: vblendvpd %xmm0, %xmm1, %xmm2, %xmm0
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmin:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vminsd %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovapd %xmm2, %xmm0
+; AVX512-NEXT: retq
%z = call double @llvm.minnum.f64(double %x, double %y) readnone
ret double %z
}
@@ -187,6 +230,172 @@ define <4 x float> @test_intrinsic_fmin_
ret <4 x float> %z
}
+define <8 x float> @test_intrinsic_fmin_v8f32(<8 x float> %x, <8 x float> %y) {
+; SSE-LABEL: test_intrinsic_fmin_v8f32:
+; SSE: # %bb.0:
+; SSE-NEXT: movaps %xmm2, %xmm4
+; SSE-NEXT: minps %xmm0, %xmm4
+; SSE-NEXT: cmpunordps %xmm0, %xmm0
+; SSE-NEXT: andps %xmm0, %xmm2
+; SSE-NEXT: andnps %xmm4, %xmm0
+; SSE-NEXT: orps %xmm2, %xmm0
+; SSE-NEXT: movaps %xmm3, %xmm2
+; SSE-NEXT: minps %xmm1, %xmm2
+; SSE-NEXT: cmpunordps %xmm1, %xmm1
+; SSE-NEXT: andps %xmm1, %xmm3
+; SSE-NEXT: andnps %xmm2, %xmm1
+; SSE-NEXT: orps %xmm3, %xmm1
+; SSE-NEXT: retq
+;
+; AVX-LABEL: test_intrinsic_fmin_v8f32:
+; AVX: # %bb.0:
+; AVX-NEXT: vminps %ymm0, %ymm1, %ymm2
+; AVX-NEXT: vcmpunordps %ymm0, %ymm0, %ymm0
+; AVX-NEXT: vblendvps %ymm0, %ymm1, %ymm2, %ymm0
+; AVX-NEXT: retq
+ %z = call <8 x float> @llvm.minnum.v8f32(<8 x float> %x, <8 x float> %y) readnone
+ ret <8 x float> %z
+}
+
+define <16 x float> @test_intrinsic_fmin_v16f32(<16 x float> %x, <16 x float> %y) {
+; SSE-LABEL: test_intrinsic_fmin_v16f32:
+; SSE: # %bb.0:
+; SSE-NEXT: movaps %xmm4, %xmm8
+; SSE-NEXT: minps %xmm0, %xmm8
+; SSE-NEXT: cmpunordps %xmm0, %xmm0
+; SSE-NEXT: andps %xmm0, %xmm4
+; SSE-NEXT: andnps %xmm8, %xmm0
+; SSE-NEXT: orps %xmm4, %xmm0
+; SSE-NEXT: movaps %xmm5, %xmm4
+; SSE-NEXT: minps %xmm1, %xmm4
+; SSE-NEXT: cmpunordps %xmm1, %xmm1
+; SSE-NEXT: andps %xmm1, %xmm5
+; SSE-NEXT: andnps %xmm4, %xmm1
+; SSE-NEXT: orps %xmm5, %xmm1
+; SSE-NEXT: movaps %xmm6, %xmm4
+; SSE-NEXT: minps %xmm2, %xmm4
+; SSE-NEXT: cmpunordps %xmm2, %xmm2
+; SSE-NEXT: andps %xmm2, %xmm6
+; SSE-NEXT: andnps %xmm4, %xmm2
+; SSE-NEXT: orps %xmm6, %xmm2
+; SSE-NEXT: movaps %xmm7, %xmm4
+; SSE-NEXT: minps %xmm3, %xmm4
+; SSE-NEXT: cmpunordps %xmm3, %xmm3
+; SSE-NEXT: andps %xmm3, %xmm7
+; SSE-NEXT: andnps %xmm4, %xmm3
+; SSE-NEXT: orps %xmm7, %xmm3
+; SSE-NEXT: retq
+;
+; AVX1-LABEL: test_intrinsic_fmin_v16f32:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminps %ymm0, %ymm2, %ymm4
+; AVX1-NEXT: vcmpunordps %ymm0, %ymm0, %ymm0
+; AVX1-NEXT: vblendvps %ymm0, %ymm2, %ymm4, %ymm0
+; AVX1-NEXT: vminps %ymm1, %ymm3, %ymm2
+; AVX1-NEXT: vcmpunordps %ymm1, %ymm1, %ymm1
+; AVX1-NEXT: vblendvps %ymm1, %ymm3, %ymm2, %ymm1
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmin_v16f32:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vextractf32x4 $3, %zmm0, %xmm2
+; AVX512-NEXT: vextractf32x4 $3, %zmm1, %xmm3
+; AVX512-NEXT: vminss %xmm2, %xmm3, %xmm4
+; AVX512-NEXT: vcmpunordss %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovss %xmm3, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm5 = xmm2[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vminss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0],xmm7[0],xmm4[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm2[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm3[1,0]
+; AVX512-NEXT: vminss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm4 = xmm4[0,1],xmm7[0],xmm4[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm2 = xmm2[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vminss %xmm2, %xmm3, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovss %xmm3, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm8 = xmm4[0,1,2],xmm5[0]
+; AVX512-NEXT: vextractf32x4 $2, %zmm0, %xmm3
+; AVX512-NEXT: vextractf32x4 $2, %zmm1, %xmm4
+; AVX512-NEXT: vminss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm7 = xmm4[1,1,3,3]
+; AVX512-NEXT: vminss %xmm6, %xmm7, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm6, %xmm6, %k1
+; AVX512-NEXT: vmovss %xmm7, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm5[0],xmm2[0],xmm5[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm4[1,0]
+; AVX512-NEXT: vminss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm7[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm4 = xmm4[3,1,2,3]
+; AVX512-NEXT: vminss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1,2],xmm5[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm8, %ymm2, %ymm8
+; AVX512-NEXT: vextractf128 $1, %ymm0, %xmm3
+; AVX512-NEXT: vextractf128 $1, %ymm1, %xmm4
+; AVX512-NEXT: vminss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm6 = xmm3[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm7 = xmm4[1,1,3,3]
+; AVX512-NEXT: vminss %xmm6, %xmm7, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm6, %xmm6, %k1
+; AVX512-NEXT: vmovss %xmm7, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm5[0],xmm2[0],xmm5[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm6 = xmm4[1,0]
+; AVX512-NEXT: vminss %xmm5, %xmm6, %xmm7
+; AVX512-NEXT: vcmpunordss %xmm5, %xmm5, %k1
+; AVX512-NEXT: vmovss %xmm6, %xmm0, %xmm7 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm7[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm3 = xmm3[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm4 = xmm4[3,1,2,3]
+; AVX512-NEXT: vminss %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordss %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovss %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm3 = xmm2[0,1,2],xmm5[0]
+; AVX512-NEXT: vminss %xmm0, %xmm1, %xmm2
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm2 {%k1}
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm4 = xmm0[1,1,3,3]
+; AVX512-NEXT: vmovshdup {{.*#+}} xmm5 = xmm1[1,1,3,3]
+; AVX512-NEXT: vminss %xmm4, %xmm5, %xmm6
+; AVX512-NEXT: vcmpunordss %xmm4, %xmm4, %k1
+; AVX512-NEXT: vmovss %xmm5, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0],xmm6[0],xmm2[2,3]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm0[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm5 = xmm1[1,0]
+; AVX512-NEXT: vminss %xmm4, %xmm5, %xmm6
+; AVX512-NEXT: vcmpunordss %xmm4, %xmm4, %k1
+; AVX512-NEXT: vmovss %xmm5, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm2 = xmm2[0,1],xmm6[0],xmm2[3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm0 = xmm0[3,1,2,3]
+; AVX512-NEXT: vpermilps {{.*#+}} xmm1 = xmm1[3,1,2,3]
+; AVX512-NEXT: vminss %xmm0, %xmm1, %xmm4
+; AVX512-NEXT: vcmpunordss %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovss %xmm1, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vinsertps {{.*#+}} xmm0 = xmm2[0,1,2],xmm4[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
+; AVX512-NEXT: vinsertf64x4 $1, %ymm8, %zmm0, %zmm0
+; AVX512-NEXT: retq
+ %z = call <16 x float> @llvm.minnum.v16f32(<16 x float> %x, <16 x float> %y) readnone
+ ret <16 x float> %z
+}
+
define <2 x double> @test_intrinsic_fmin_v2f64(<2 x double> %x, <2 x double> %y) {
; SSE-LABEL: test_intrinsic_fmin_v2f64:
; SSE: # %bb.0:
@@ -264,15 +473,64 @@ define <8 x double> @test_intrinsic_fmin
; SSE-NEXT: orpd %xmm7, %xmm3
; SSE-NEXT: retq
;
-; AVX-LABEL: test_intrinsic_fmin_v8f64:
-; AVX: # %bb.0:
-; AVX-NEXT: vminpd %ymm0, %ymm2, %ymm4
-; AVX-NEXT: vcmpunordpd %ymm0, %ymm0, %ymm0
-; AVX-NEXT: vblendvpd %ymm0, %ymm2, %ymm4, %ymm0
-; AVX-NEXT: vminpd %ymm1, %ymm3, %ymm2
-; AVX-NEXT: vcmpunordpd %ymm1, %ymm1, %ymm1
-; AVX-NEXT: vblendvpd %ymm1, %ymm3, %ymm2, %ymm1
-; AVX-NEXT: retq
+; AVX1-LABEL: test_intrinsic_fmin_v8f64:
+; AVX1: # %bb.0:
+; AVX1-NEXT: vminpd %ymm0, %ymm2, %ymm4
+; AVX1-NEXT: vcmpunordpd %ymm0, %ymm0, %ymm0
+; AVX1-NEXT: vblendvpd %ymm0, %ymm2, %ymm4, %ymm0
+; AVX1-NEXT: vminpd %ymm1, %ymm3, %ymm2
+; AVX1-NEXT: vcmpunordpd %ymm1, %ymm1, %ymm1
+; AVX1-NEXT: vblendvpd %ymm1, %ymm3, %ymm2, %ymm1
+; AVX1-NEXT: retq
+;
+; AVX512-LABEL: test_intrinsic_fmin_v8f64:
+; AVX512: # %bb.0:
+; AVX512-NEXT: vextractf32x4 $3, %zmm0, %xmm2
+; AVX512-NEXT: vextractf32x4 $3, %zmm1, %xmm3
+; AVX512-NEXT: vminsd %xmm2, %xmm3, %xmm4
+; AVX512-NEXT: vcmpunordsd %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovsd %xmm3, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm2 = xmm2[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vminsd %xmm2, %xmm3, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm2, %xmm2, %k1
+; AVX512-NEXT: vmovsd %xmm3, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm2 = xmm4[0],xmm5[0]
+; AVX512-NEXT: vextractf32x4 $2, %zmm0, %xmm3
+; AVX512-NEXT: vextractf32x4 $2, %zmm1, %xmm4
+; AVX512-NEXT: vminsd %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm4[1,0]
+; AVX512-NEXT: vminsd %xmm3, %xmm4, %xmm6
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm3 = xmm5[0],xmm6[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm2, %ymm3, %ymm2
+; AVX512-NEXT: vextractf128 $1, %ymm0, %xmm3
+; AVX512-NEXT: vextractf128 $1, %ymm1, %xmm4
+; AVX512-NEXT: vminsd %xmm3, %xmm4, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm3 = xmm3[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm4 = xmm4[1,0]
+; AVX512-NEXT: vminsd %xmm3, %xmm4, %xmm6
+; AVX512-NEXT: vcmpunordsd %xmm3, %xmm3, %k1
+; AVX512-NEXT: vmovsd %xmm4, %xmm0, %xmm6 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm3 = xmm5[0],xmm6[0]
+; AVX512-NEXT: vminsd %xmm0, %xmm1, %xmm4
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm4 {%k1}
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm0 = xmm0[1,0]
+; AVX512-NEXT: vpermilpd {{.*#+}} xmm1 = xmm1[1,0]
+; AVX512-NEXT: vminsd %xmm0, %xmm1, %xmm5
+; AVX512-NEXT: vcmpunordsd %xmm0, %xmm0, %k1
+; AVX512-NEXT: vmovsd %xmm1, %xmm0, %xmm5 {%k1}
+; AVX512-NEXT: vunpcklpd {{.*#+}} xmm0 = xmm4[0],xmm5[0]
+; AVX512-NEXT: vinsertf128 $1, %xmm3, %ymm0, %ymm0
+; AVX512-NEXT: vinsertf64x4 $1, %ymm2, %zmm0, %zmm0
+; AVX512-NEXT: retq
%z = call <8 x double> @llvm.minnum.v8f64(<8 x double> %x, <8 x double> %y) readnone
ret <8 x double> %z
}
More information about the llvm-commits
mailing list