[PATCH] D58822: [ARM] Fix selection of VLDR.16 instruction with imm offset

[Oliver Stannard via Phabricator via llvm-commits]

olista01 created this revision.
olista01 added reviewers: efriedma, SjoerdMeijer.
Herald added subscribers: kristof.beyls, javed.absar.
Herald added a project: LLVM.

The isScaledConstantInRange function takes upper and lower bounds which are checked after dividing by the scale, so the bounds checks for half, single and double precision should all be the same. Previously, we had wrong bounds checks for half precision, so selected an immediate the instructions can't actually represent.


Repository:
  rL LLVM

https://reviews.llvm.org/D58822

Files:
  lib/Target/ARM/ARMISelDAGToDAG.cpp
  test/CodeGen/ARM/fp16-load-store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D58822.188890.patch
Type: text/x-patch
Size: 5569 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190301/501b3729/attachment.bin>