[PATCH] D58597: [X86] Merge ISD::ADD/SUB nodes into X86ISD::ADD/SUB equivalents (PR40483)
Simon Pilgrim via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 25 01:41:29 PST 2019
RKSimon marked an inline comment as done.
RKSimon added a comment.
Cheers Craig
================
Comment at: lib/Target/X86/X86ISelLowering.cpp:41001
+ if (SDNode *GenericAddSub = DAG.getNodeIfExists(GenericOpc, VTs, Ops)) {
+ SDValue Res(N, 0);
+ DCI.CombineTo(GenericAddSub, Res);
----------------
craig.topper wrote:
> Why not just pass SDValue(N, 0) in the CombineTo call?
Legacy from when I was trying to get the negation to work - I'll move it back.
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D58597/new/
https://reviews.llvm.org/D58597
More information about the llvm-commits
mailing list