[PATCH] D50496: [RISCV] Implment pseudo instructions for load/store from a symbol address.

Kito Cheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 10 19:28:32 PST 2019


kito-cheng updated this revision to Diff 186175.
kito-cheng added a comment.

Changes:

- Update test/MC/RISCV/rvi-pseudos-invalid.s


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D50496/new/

https://reviews.llvm.org/D50496

Files:
  lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  lib/Target/RISCV/RISCVInstrFormats.td
  lib/Target/RISCV/RISCVInstrInfo.td
  lib/Target/RISCV/RISCVInstrInfoD.td
  lib/Target/RISCV/RISCVInstrInfoF.td
  test/MC/RISCV/rv32d-invalid.s
  test/MC/RISCV/rv32f-invalid.s
  test/MC/RISCV/rv32i-invalid.s
  test/MC/RISCV/rv64i-pseudos.s
  test/MC/RISCV/rvd-pseudos.s
  test/MC/RISCV/rvf-pseudos.s
  test/MC/RISCV/rvi-pseudos-invalid.s
  test/MC/RISCV/rvi-pseudos.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D50496.186175.patch
Type: text/x-patch
Size: 16865 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190211/15260fee/attachment.bin>


More information about the llvm-commits mailing list