[PATCH] D57085: [RISCV] Custom-legalise 32-bit variable shifts on RV64

[Alex Bradbury via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL352169: [RISCV] Custom-legalise 32-bit variable shifts on RV64 (authored by asb, committed by ).
Herald added a subscriber: jrtc27.

Changed prior to commit:
  https://reviews.llvm.org/D57085?vs=183254&id=183476#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D57085/new/

https://reviews.llvm.org/D57085

Files:
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.h
  llvm/trunk/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/trunk/test/CodeGen/RISCV/atomic-cmpxchg.ll
  llvm/trunk/test/CodeGen/RISCV/atomic-rmw.ll
  llvm/trunk/test/CodeGen/RISCV/pr40333.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D57085.183476.patch
Type: text/x-patch
Size: 54256 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190125/156b2ec3/attachment.bin>