[PATCH] D57056: [MC][X86] Correctly model additional operand latency caused by transfer delays from the integer to the floating point unit.
Andrea Di Biagio via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 23 04:52:07 PST 2019
andreadb updated this revision to Diff 183088.
andreadb added a comment.
Thanks for the feedback.
Patch has been rebased. I have added a small description of ReadInt2Fpu in the code.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D57056/new/
https://reviews.llvm.org/D57056
Files:
include/llvm/MC/MCSchedule.h
include/llvm/MC/MCSubtargetInfo.h
include/llvm/MCA/Instruction.h
lib/CodeGen/TargetSubtargetInfo.cpp
lib/MC/MCSchedule.cpp
lib/MCA/InstrBuilder.cpp
lib/Target/X86/X86InstrMMX.td
lib/Target/X86/X86InstrSSE.td
lib/Target/X86/X86SchedBroadwell.td
lib/Target/X86/X86SchedHaswell.td
lib/Target/X86/X86SchedSandyBridge.td
lib/Target/X86/X86SchedSkylakeClient.td
lib/Target/X86/X86SchedSkylakeServer.td
lib/Target/X86/X86Schedule.td
lib/Target/X86/X86ScheduleAtom.td
lib/Target/X86/X86ScheduleBdVer2.td
lib/Target/X86/X86ScheduleBtVer2.td
lib/Target/X86/X86ScheduleSLM.td
lib/Target/X86/X86ScheduleZnver1.td
test/CodeGen/X86/mmx-schedule.ll
test/CodeGen/X86/sse41-schedule.ll
test/tools/llvm-mca/X86/BtVer2/int-to-fpu-forwarding-1.s
test/tools/llvm-mca/X86/BtVer2/int-to-fpu-forwarding-3.s
tools/llvm-mca/Views/InstructionInfoView.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D57056.183088.patch
Type: text/x-patch
Size: 22197 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190123/f8f57ea4/attachment.bin>
More information about the llvm-commits
mailing list