[PATCH] D56454: AMDGPU: Adjust the chain for loads writing to the HI part of a register.

[Changpeng Fang via Phabricator via llvm-commits]

cfang updated this revision to Diff 182114.
cfang added a comment.

Update based on the comments from the reviewers:

1. add test that the lower half op does not have a chain, so we don't adjust the chain;
2. extend to every address space;
3. add tests for unrelated bases;
4. set the size of the small vector for Ops to 16.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D56454/new/

https://reviews.llvm.org/D56454

Files:
  lib/Target/AMDGPU/SIISelLowering.cpp
  test/CodeGen/AMDGPU/chain-hi-to-lo.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56454.182114.patch
Type: text/x-patch
Size: 8199 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190116/279e4890/attachment.bin>