[PATCH] D56706: GlobalISel: Combine trunc with constant

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: aditya_nandakumar, aemerson, dsanders.
Herald added subscribers: tpr, kristof.beyls, rovka, nhaehnle, wdng, jvesely.

Fixes up the legalization created by requiring
a 32-bit shift amount type when producing a 64-bit
shift on AMDGPU.


https://reviews.llvm.org/D56706

Files:
  include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h
  test/CodeGen/AMDGPU/GlobalISel/combine-ext-legalizer.mir
  test/CodeGen/X86/GlobalISel/add-ext.ll
  test/CodeGen/X86/GlobalISel/ashr-scalar.ll
  test/CodeGen/X86/GlobalISel/ext-x86-64.ll
  test/CodeGen/X86/GlobalISel/ext.ll
  test/CodeGen/X86/GlobalISel/gep.ll
  test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir
  test/CodeGen/X86/GlobalISel/lshr-scalar.ll
  test/CodeGen/X86/GlobalISel/shl-scalar.ll
  test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56706.181731.patch
Type: text/x-patch
Size: 19602 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190115/5c423d8f/attachment.bin>