[PATCH] D56175: [PowerPC] Exploit store instructions that store a single vector element

Nemanja Ivanovic via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 31 11:34:40 PST 2018


nemanjai created this revision.
nemanjai added reviewers: hfinkel, jsji, steven.zhang, stefanp.
Herald added a subscriber: kbarton.

This patch was originally the CodeGen portion of https://reviews.llvm.org/D44528.
Namely, it exploits the instructions that store a single element from a vector to preform a `(store (extract_elt))`. We already have code that does this with ISA 3.0 instructions that were added to handle `i8/i16` types. However, we had never exploited the existing ones that handle `f32/f64/i32/i64` types. This patch does that.


Repository:
  rL LLVM

https://reviews.llvm.org/D56175

Files:
  lib/Target/PowerPC/PPCInstrVSX.td
  test/CodeGen/PowerPC/extract-and-store.ll
  test/CodeGen/PowerPC/scalar_vector_test_2.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56175.179771.patch
Type: text/x-patch
Size: 20032 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181231/5992bcd4/attachment.bin>


More information about the llvm-commits mailing list