[PATCH] D54409: PowerPC/SPE: Fix register spilling for SPE registers

Nemanja Ivanovic via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Dec 29 13:43:25 PST 2018


nemanjai accepted this revision.
nemanjai added a comment.
This revision is now accepted and ready to land.

Other than the minor nit about the test case, LGTM.



================
Comment at: test/CodeGen/PowerPC/spe.ll:537
+entry:
+  %a.addr = alloca double, align 8
+  %a1.addr = alloca i32, align 4
----------------
Can you maybe filter this test case through something like `opt -mem2reg` to get rid of the extraneous `alloca`'s to aid readability?


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D54409/new/

https://reviews.llvm.org/D54409





More information about the llvm-commits mailing list