[PATCH] D46754: [AMDGPU] Add intrinsics for 16 bit interpolation

[Tim Corringham via Phabricator via llvm-commits]

timcorringham updated this revision to Diff 178625.
timcorringham marked 2 inline comments as done.
timcorringham added a comment.
Herald added a subscriber: jvesely.

Rebased, and amended LIT test now that the required mode register 
pass has been committed.


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D46754/new/

https://reviews.llvm.org/D46754

Files:
  include/llvm/IR/IntrinsicsAMDGPU.td
  lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  lib/Target/AMDGPU/AMDGPUISelLowering.h
  lib/Target/AMDGPU/AMDGPUInstrInfo.td
  lib/Target/AMDGPU/AMDGPUSearchableTables.td
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/VOP3Instructions.td
  lib/Target/AMDGPU/VOP3Instructions.td.sav
  test/CodeGen/AMDGPU/llvm.amdgcn.interp.f16.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46754.178625.patch
Type: text/x-patch
Size: 15739 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181218/7ce6d483/attachment.bin>