[PATCH] D54205: [RISCV] Add support for the various RISC-V FMA instruction variants

[Alex Bradbury via Phabricator via llvm-commits]

This revision was not accepted when it landed; it landed in state "Needs Review".
This revision was automatically updated to reflect the committed changes.
Closed by commit rL349023: [RISCV] Add support for the various RISC-V FMA instruction variants (authored by asb, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D54205?vs=176610&id=178027#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D54205/new/

https://reviews.llvm.org/D54205

Files:
  llvm/trunk/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/trunk/lib/Target/RISCV/RISCVInstrInfoD.td
  llvm/trunk/lib/Target/RISCV/RISCVInstrInfoF.td
  llvm/trunk/test/CodeGen/RISCV/alu32.ll
  llvm/trunk/test/CodeGen/RISCV/double-arith.ll
  llvm/trunk/test/CodeGen/RISCV/double-intrinsics.ll
  llvm/trunk/test/CodeGen/RISCV/float-arith.ll
  llvm/trunk/test/CodeGen/RISCV/float-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54205.178027.patch
Type: text/x-patch
Size: 29478 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181213/db17a0d7/attachment-0001.bin>