[llvm] r348565 - [llvm-mca] Improve test (NFC)

Evandro Menezes via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 6 19:23:36 PST 2018


Author: evandro
Date: Thu Dec  6 19:23:36 2018
New Revision: 348565

URL: http://llvm.org/viewvc/llvm-project?rev=348565&view=rev
Log:
[llvm-mca] Improve test (NFC)

Add more instructions to the test for Cortex.

Modified:
    llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s

Modified: llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s?rev=348565&r1=348564&r2=348565&view=diff
==============================================================================
--- llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s (original)
+++ llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s Thu Dec  6 19:23:36 2018
@@ -1,17 +1,20 @@
 # NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
 # RUN: llvm-mca -march=aarch64 -mcpu=cortex-a57 -resource-pressure=false < %s | FileCheck %s
 
-  add	x0, x1, x2, lsl #3
+  add	w0, w1, w2, lsl #0
+  sub	x3, x4, x5, lsl #1
+  adds	x6, x7, x8, lsr #2
+  subs	x9, x10, x11, asr #3
 
 # CHECK:      Iterations:        100
-# CHECK-NEXT: Instructions:      100
-# CHECK-NEXT: Total Cycles:      104
-# CHECK-NEXT: Total uOps:        100
+# CHECK-NEXT: Instructions:      400
+# CHECK-NEXT: Total Cycles:      304
+# CHECK-NEXT: Total uOps:        400
 
 # CHECK:      Dispatch Width:    3
-# CHECK-NEXT: uOps Per Cycle:    0.96
-# CHECK-NEXT: IPC:               0.96
-# CHECK-NEXT: Block RThroughput: 1.0
+# CHECK-NEXT: uOps Per Cycle:    1.32
+# CHECK-NEXT: IPC:               1.32
+# CHECK-NEXT: Block RThroughput: 3.0
 
 # CHECK:      Instruction Info:
 # CHECK-NEXT: [1]: #uOps
@@ -22,4 +25,7 @@
 # CHECK-NEXT: [6]: HasSideEffects (U)
 
 # CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
-# CHECK-NEXT:  1      2     1.00                        add	x0, x1, x2, lsl #3
+# CHECK-NEXT:  1      1     0.50                        add	w0, w1, w2
+# CHECK-NEXT:  1      2     1.00                        sub	x3, x4, x5, lsl #1
+# CHECK-NEXT:  1      2     1.00                        adds	x6, x7, x8, lsr #2
+# CHECK-NEXT:  1      2     1.00                        subs	x9, x10, x11, asr #3




More information about the llvm-commits mailing list