[llvm] r348080 - Replace w16/w17 in machine-outliner.mir with w11/w12
Jessica Paquette via llvm-commits
llvm-commits at lists.llvm.org
Sat Dec 1 13:23:58 PST 2018
Author: paquette
Date: Sat Dec 1 13:23:58 2018
New Revision: 348080
URL: http://llvm.org/viewvc/llvm-project?rev=348080&view=rev
Log:
Replace w16/w17 in machine-outliner.mir with w11/w12
These registers should not be used here, since they are interprocedural
scratch registers in AArch64.
Modified:
llvm/trunk/test/CodeGen/AArch64/machine-outliner.mir
Modified: llvm/trunk/test/CodeGen/AArch64/machine-outliner.mir
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AArch64/machine-outliner.mir?rev=348080&r1=348079&r2=348080&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/AArch64/machine-outliner.mir (original)
+++ llvm/trunk/test/CodeGen/AArch64/machine-outliner.mir Sat Dec 1 13:23:58 2018
@@ -10,11 +10,11 @@
define i32 @main() #0 {
ret i32 0
}
-
+
define void @bar(i32 %a) #0 {
ret void
}
-
+
attributes #0 = { noinline noredzone "no-frame-pointer-elim"="true" }
...
---
@@ -29,20 +29,20 @@
# CHECK: BL @OUTLINED_FUNCTION_[[F0:[0-9]+]]
# CHECK-NEXT: $lr = ORRXrs $xzr, $x[[REG:[0-9]+]], 0
-# CHECK-NEXT: $x16 = ADDXri $sp, 48, 0
-# CHECK-NEXT: STRHHroW $w16, $x9, $w30, 1, 1
+# CHECK-NEXT: $x12 = ADDXri $sp, 48, 0
+# CHECK-NEXT: STRHHroW $w12, $x9, $w30, 1, 1
# CHECK-NEXT: $lr = ORRXri $xzr, 1
# CHECK: BL @OUTLINED_FUNCTION_[[F0]]
# CHECK-NEXT: $lr = ORRXrs $xzr, $x[[REG]], 0
-# CHECK-NEXT: $x16 = ADDXri $sp, 48, 0
-# CHECK-NEXT: STRHHroW $w16, $x9, $w30, 1, 1
+# CHECK-NEXT: $x12 = ADDXri $sp, 48, 0
+# CHECK-NEXT: STRHHroW $w12, $x9, $w30, 1, 1
# CHECK-NEXT: $lr = ORRXri $xzr, 1
# CHECK: BL @OUTLINED_FUNCTION_[[F0]]
# CHECK-NEXT: $lr = ORRXrs $xzr, $x[[REG]], 0
-# CHECK-NEXT: $x16 = ADDXri $sp, 48, 0
-# CHECK-NEXT: STRHHroW $w16, $x9, $w30, 1, 1
+# CHECK-NEXT: $x12 = ADDXri $sp, 48, 0
+# CHECK-NEXT: STRHHroW $w12, $x9, $w30, 1, 1
# CHECK-NEXT: $lr = ORRXri $xzr, 1
name: main
tracksRegLiveness: true
@@ -51,47 +51,47 @@ body: |
$sp = frame-setup SUBXri $sp, 16, 0
renamable $x9 = ADRP target-flags(aarch64-page) @bar
$x9 = ORRXri $xzr, 1
- $w16 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
$w30 = ORRWri $wzr, 1
$lr = ORRXri $xzr, 1
$x20, $x19 = LDPXi $sp, 10
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
renamable $x9 = ADRP target-flags(aarch64-page) @x
- $x16 = ADDXri $sp, 48, 0;
- STRHHroW $w16, $x9, $w30, 1, 1
+ $x12 = ADDXri $sp, 48, 0;
+ STRHHroW $w12, $x9, $w30, 1, 1
$lr = ORRXri $xzr, 1
$w3 = ORRWri $wzr, 1993
$x20, $x19 = LDPXi $sp, 10
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
renamable $x9 = ADRP target-flags(aarch64-page) @x
- $x16 = ADDXri $sp, 48, 0;
- STRHHroW $w16, $x9, $w30, 1, 1
- $lr = ORRXri $xzr, 1
+ $x12 = ADDXri $sp, 48, 0;
+ STRHHroW $w12, $x9, $w30, 1, 1
+ $lr = ORRXri $xzr, 1
$w4 = ORRWri $wzr, 1994
$x20, $x19 = LDPXi $sp, 10
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
- $w16 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
+ $w12 = ORRWri $wzr, 1
renamable $x9 = ADRP target-flags(aarch64-page) @x
- $x16 = ADDXri $sp, 48, 0;
- STRHHroW $w16, $x9, $w30, 1, 1
+ $x12 = ADDXri $sp, 48, 0;
+ STRHHroW $w12, $x9, $w30, 1, 1
$lr = ORRXri $xzr, 1
$sp = ADDXri $sp, 16, 0
@@ -104,10 +104,10 @@ body: |
# CHECK-LABEL: bb.1:
# CHECK-NOT: BL @baz, implicit-def dead $lr, implicit $sp
# CHECK: BL @OUTLINED_FUNCTION_[[F1:[0-9]+]], implicit-def $lr, implicit $sp
-# CHECK-NEXT: $w17 = ORRWri $wzr, 2
+# CHECK-NEXT: $w11 = ORRWri $wzr, 2
# CHECK-NEXT: BL @OUTLINED_FUNCTION_[[F1]], implicit-def $lr, implicit $sp
# CHECK-NEXT: $w8 = ORRWri $wzr, 0
-# CHECK-NOT: $w17 = KILL renamable $w17, implicit killed $w17
+# CHECK-NOT: $w11 = KILL renamable $w11, implicit killed $w11
name: bar
tracksRegLiveness: true
body: |
@@ -118,25 +118,25 @@ body: |
bb.1:
BL @baz, implicit-def dead $lr, implicit $sp
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
- $w17 = KILL renamable $w17, implicit killed $w17
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = KILL renamable $w11, implicit killed $w11
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
BL @baz, implicit-def dead $lr, implicit $sp
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 2
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 2
BL @baz, implicit-def dead $lr, implicit $sp
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
BL @baz, implicit-def dead $lr, implicit $sp
- $w17 = ORRWri $wzr, 1
- $w17 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
+ $w11 = ORRWri $wzr, 1
$w8 = ORRWri $wzr, 0
-
+
bb.2:
$w15 = ORRWri $wzr, 1
$w15 = ORRWri $wzr, 1
@@ -150,7 +150,7 @@ body: |
$w15 = ORRWri $wzr, 1
$x15 = ADDXri $sp, 48, 0;
$w8 = ORRWri $wzr, 0
-
+
bb.3:
$fp, $lr = LDPXi $sp, 2
$sp = ADDXri $sp, 32, 0
More information about the llvm-commits
mailing list