[llvm] r347876 - Fix: Add support for TFE/LWE in image intrinsic

David Stuttard via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 29 07:56:36 PST 2018


Author: dstuttard
Date: Thu Nov 29 07:56:36 2018
New Revision: 347876

URL: http://llvm.org/viewvc/llvm-project?rev=347876&view=rev
Log:
Fix: Add support for TFE/LWE in image intrinsic

My change svn-id: 347871 caused a buildbot failure due to an unused
variable def (used in an assert).

Change-Id: Ia882d18bb6fa79b4d7bbfda422b9ea5d23eab336

Modified:
    llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cpp

Modified: llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cpp?rev=347876&r1=347875&r2=347876&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cpp (original)
+++ llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cpp Thu Nov 29 07:56:36 2018
@@ -830,8 +830,7 @@ static MVT memVTFromAggregate(Type *Ty)
     NumElts = 1;
   }
 
-  Type *FlagComponent = Ty->getContainedType(1);
-  assert(FlagComponent->isIntegerTy(32) && "Expected int32 type");
+  assert(Ty->getContainedType(1)->isIntegerTy(32) && "Expected int32 type");
 
   // Calculate the size of the memVT type from the aggregate
   unsigned Pow2Elts = 0;




More information about the llvm-commits mailing list