[PATCH] D54957: [llvm-mca][MC] Add the ability to declare which processor resources model load/store queues (PR36666).

[Phabricator via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL347857: [llvm-mca][MC] Add the ability to declare which processor resources model… (authored by adibiagio, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D54957?vs=175728&id=175851#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D54957/new/

https://reviews.llvm.org/D54957

Files:
  llvm/trunk/include/llvm/MC/MCSchedule.h
  llvm/trunk/include/llvm/Target/TargetSchedule.td
  llvm/trunk/lib/Target/X86/X86ScheduleBdVer2.td
  llvm/trunk/test/tools/llvm-mca/X86/BdVer2/load-throughput.s
  llvm/trunk/test/tools/llvm-mca/X86/BdVer2/store-throughput.s
  llvm/trunk/tools/llvm-mca/Views/SchedulerStatistics.cpp
  llvm/trunk/tools/llvm-mca/Views/SchedulerStatistics.h
  llvm/trunk/tools/llvm-mca/include/HardwareUnits/LSUnit.h
  llvm/trunk/tools/llvm-mca/lib/Context.cpp
  llvm/trunk/tools/llvm-mca/lib/HardwareUnits/LSUnit.cpp
  llvm/trunk/tools/llvm-mca/llvm-mca.cpp
  llvm/trunk/utils/TableGen/CodeGenSchedule.cpp
  llvm/trunk/utils/TableGen/CodeGenSchedule.h
  llvm/trunk/utils/TableGen/SubtargetEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54957.175851.patch
Type: text/x-patch
Size: 40159 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181129/1a1fa5fe/attachment.bin>