[PATCH] D54679: [TargetLowering] Improve SimplifyDemandedVectorElts/SimplifyDemandedBits support

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 174614.
RKSimon added a comment.

Use APInt::setBits instead of APInt::insertBits

Added TODO comment highlighting shuffle regression


Repository:
  rL LLVM

https://reviews.llvm.org/D54679

Files:
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/X86/known-bits-vector.ll
  test/CodeGen/X86/known-signbits-vector.ll
  test/CodeGen/X86/reduce-trunc-shl.ll
  test/CodeGen/X86/shrink_vmul.ll
  test/CodeGen/X86/vector-trunc-math-widen.ll
  test/CodeGen/X86/vector-trunc-math.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D54679.174614.patch
Type: text/x-patch
Size: 35567 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181119/1283e895/attachment.bin>