[PATCH] D53232: [LegalizeTypes] Prevent an assertion from PromoteIntRes_BSWAP and PromoteIntRes_BITREVERSE if the shift amount is too large for the VT returned by getShiftAmountTy

[Phabricator via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL344460: [LegalizeTypes] Prevent an assertion from PromoteIntRes_BSWAP and… (authored by ctopper, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D53232?vs=169528&id=169573#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D53232

Files:
  llvm/trunk/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
  llvm/trunk/test/CodeGen/X86/bitreverse.ll
  llvm/trunk/test/CodeGen/X86/bswap.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D53232.169573.patch
Type: text/x-patch
Size: 34205 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181013/df1f9acc/attachment.bin>