[PATCH] D53035: [LV] Legalize SVML call instructions during vector code generation

Karthik Senthil via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 9 12:11:22 PDT 2018

Previous message: [PATCH] D53035: [LV] Legalize SVML call instructions during vector code generation
Next message: [llvm] r344071 - [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

karthiksenthil added a comment.

Hi all,

There has been a recent post on this RFC by Francesco here:
http://lists.llvm.org/pipermail/llvm-dev/2018-October/126830.html

Please consider the mechanisms described there along with this review.

Thanks,
Karthik


Repository:
  rL LLVM

https://reviews.llvm.org/D53035

Previous message: [PATCH] D53035: [LV] Legalize SVML call instructions during vector code generation
Next message: [llvm] r344071 - [X86] When lowering unsigned v2i64 setcc without SSE42, flip the sign bits in the v2i64 type then bitcast to v4i32.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list