[PATCH] D52970: [X86][AVX2] Enable ZERO_EXTEND_VECTOR_INREG lowering of 256-bit vectors

[Simon Pilgrim via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL343991: [X86][AVX2] Enable ZERO_EXTEND_VECTOR_INREG lowering of 256-bit vectors (authored by RKSimon, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D52970?vs=168688&id=168691#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D52970

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/avg.ll
  llvm/trunk/test/CodeGen/X86/pr35443.ll
  llvm/trunk/test/CodeGen/X86/vector-zext.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52970.168691.patch
Type: text/x-patch
Size: 14507 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181008/877a3502/attachment.bin>