[PATCH] D52469: AMDGPU/SI: Change predicate to isCIOnly for 32-bit imm s_buffer_load* patterns

[Tom Stellard via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL343125: AMDGPU/SI: Change predicate to isCIOnly for 32-bit imm s_buffer_load* patterns (authored by tstellar, committed by ).

Repository:
  rL LLVM

https://reviews.llvm.org/D52469

Files:
  llvm/trunk/lib/Target/AMDGPU/SMInstructions.td


Index: llvm/trunk/lib/Target/AMDGPU/SMInstructions.td
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/SMInstructions.td
+++ llvm/trunk/lib/Target/AMDGPU/SMInstructions.td
@@ -777,7 +777,7 @@
 class SMLoad_Pattern_ci <string Instr, ValueType vt> : GCNPat <
   (vt (SIsbuffer_load v4i32:$sbase, (SMRDBufferImm32 i32:$offset), i1:$glc)),
   (!cast<InstSI>(Instr) $sbase, $offset, (as_i1imm $glc))> {
-  let OtherPredicates = [isCI]; // should this be isCIOnly?
+  let OtherPredicates = [isCIOnly];
 }
 
 def : SMLoad_Pattern_ci <"S_BUFFER_LOAD_DWORD_IMM_ci", i32>;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52469.167158.patch
Type: text/x-patch
Size: 615 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180926/a703601b/attachment.bin>