[PATCH] D51353: [PowerPC] Optimize compares fed by ANDISo
Nemanja Ivanovic via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 18 06:23:47 PDT 2018
This revision was automatically updated to reflect the committed changes.
Closed by commit rL342472: [PowerPC] Optimize compares fed by ANDISo (authored by nemanjai, committed by ).
Changed prior to commit:
https://reviews.llvm.org/D51353?vs=162841&id=165951#toc
Repository:
rL LLVM
https://reviews.llvm.org/D51353
Files:
llvm/trunk/lib/Target/PowerPC/PPCInstrInfo.cpp
llvm/trunk/test/CodeGen/PowerPC/optimize-andiso.ll
Index: llvm/trunk/test/CodeGen/PowerPC/optimize-andiso.ll
===================================================================
--- llvm/trunk/test/CodeGen/PowerPC/optimize-andiso.ll
+++ llvm/trunk/test/CodeGen/PowerPC/optimize-andiso.ll
@@ -0,0 +1,44 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu \
+; RUN: -mcpu=pwr8 -ppc-asm-full-reg-names < %s | FileCheck %s
+; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
+; RUN: -mcpu=pwr8 -ppc-asm-full-reg-names < %s | FileCheck %s
+define float @floatundisf(i64 %a) {
+; CHECK-LABEL: floatundisf:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: bc 4, 4*cr5+lt, .LBB0_2
+; CHECK-NEXT: # %bb.1:
+; CHECK-NEXT: xxlxor f1, f1, f1
+; CHECK-NEXT: blr
+; CHECK-NEXT: .LBB0_2: # %sw.epilog
+; CHECK-NEXT: addi r3, r3, 1
+; CHECK-NEXT: li r5, 2
+; CHECK-NEXT: andis. r4, r3, 1024
+; CHECK-NEXT: li r4, 3
+; CHECK-NEXT: isel r4, r5, r4, eq
+; CHECK-NEXT: srd r3, r3, r4
+; CHECK-NEXT: rlwinm r3, r3, 0, 9, 31
+; CHECK-NEXT: mtvsrd f0, r3
+; CHECK-NEXT: xxsldwi vs0, vs0, vs0, 1
+; CHECK-NEXT: xscvspdpn f1, vs0
+; CHECK-NEXT: blr
+entry:
+ br i1 undef, label %return, label %sw.epilog
+
+sw.epilog: ; preds = %entry
+ %or14 = or i64 0, %a
+ %inc = add i64 %or14, 1
+ %and16 = and i64 %inc, 67108864
+ %tobool = icmp eq i64 %and16, 0
+ %tmp.select.v = select i1 %tobool, i64 2, i64 3
+ %tmp.select = lshr i64 %inc, %tmp.select.v
+ %conv26 = trunc i64 %tmp.select to i32
+ %and27 = and i32 %conv26, 8388607
+ %or28 = or i32 0, %and27
+ %0 = bitcast i32 %or28 to float
+ br label %return
+
+return: ; preds = %sw.epilog, %entry
+ %retval.0 = phi float [ %0, %sw.epilog ], [ 0.000000e+00, %entry ]
+ ret float %retval.0
+}
Index: llvm/trunk/lib/Target/PowerPC/PPCInstrInfo.cpp
===================================================================
--- llvm/trunk/lib/Target/PowerPC/PPCInstrInfo.cpp
+++ llvm/trunk/lib/Target/PowerPC/PPCInstrInfo.cpp
@@ -1822,7 +1822,8 @@
int NewOpC = -1;
int MIOpC = MI->getOpcode();
- if (MIOpC == PPC::ANDIo || MIOpC == PPC::ANDIo8)
+ if (MIOpC == PPC::ANDIo || MIOpC == PPC::ANDIo8 ||
+ MIOpC == PPC::ANDISo || MIOpC == PPC::ANDISo8)
NewOpC = MIOpC;
else {
NewOpC = PPC::getRecordFormOpcode(MIOpC);
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D51353.165951.patch
Type: text/x-patch
Size: 2466 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180918/e210a1f9/attachment.bin>
More information about the llvm-commits
mailing list