[PATCH] D52165: [RISCV] Support RISC-V in getBitcodeMachineKind

Rui Ueyama via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 17 06:35:46 PDT 2018

Previous message: [PATCH] D52165: [RISCV] Support RISC-V in getBitcodeMachineKind
Next message: [PATCH] D49671: [SchedModel] Propagate read advance cycles to implicit operands outside instruction descriptor
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

ruiu added a comment.

Is this a part of a series of patches? If so, please merge this into another patch as this is perhaps too small. Doing that should allow you to write a test.


Repository:
  rLLD LLVM Linker

https://reviews.llvm.org/D52165

Previous message: [PATCH] D52165: [RISCV] Support RISC-V in getBitcodeMachineKind
Next message: [PATCH] D49671: [SchedModel] Propagate read advance cycles to implicit operands outside instruction descriptor
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list