[PATCH] D51732: [RISCV][MC] Reject bare symbols for the simm12 operand type

Ana Pazos via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 13 10:51:37 PDT 2018

Previous message: [PATCH] D52019: [AMDGPU] Divergence driven instruction selection. Part 1.
Next message: [PATCH] D51731: [RISCV][MC] Tighten up checking of sybol operands to lui and auipc
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

apazos added a comment.

LGTM, verified this patch with the fuzzer tool


https://reviews.llvm.org/D51732

Previous message: [PATCH] D52019: [AMDGPU] Divergence driven instruction selection. Part 1.
Next message: [PATCH] D51731: [RISCV][MC] Tighten up checking of sybol operands to lui and auipc
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list