[PATCH] D48580: [AArch64] Support reserving x1-7 registers.
Tri Vo via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 4 17:06:53 PDT 2018
trong updated this revision to Diff 163949.
trong added a comment.
Emit a warning during call lowering if user requests to reserve an argument register and a function call is made.
And added test cases.
https://reviews.llvm.org/D48580
Files:
lib/Target/AArch64/AArch64.td
lib/Target/AArch64/AArch64CallLowering.cpp
lib/Target/AArch64/AArch64FastISel.cpp
lib/Target/AArch64/AArch64FrameLowering.cpp
lib/Target/AArch64/AArch64ISelLowering.cpp
lib/Target/AArch64/AArch64RegisterInfo.cpp
lib/Target/AArch64/AArch64RegisterInfo.h
lib/Target/AArch64/AArch64Subtarget.cpp
lib/Target/AArch64/AArch64Subtarget.h
test/CodeGen/AArch64/arm64-platform-reg.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D48580.163949.patch
Type: text/x-patch
Size: 15465 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180905/dc5c4669/attachment.bin>
More information about the llvm-commits
mailing list