[PATCH] D51506: [PowerPC] Add Itineraries of IIC_IntRotateDI for P7/P8

[Jinsong Ji via Phabricator via llvm-commits]

jsji created this revision.
jsji added reviewers: hfinkel, nemanjai, stefanp.
Herald added a subscriber: hiraditya.

When doing some instruction scheduling work, we noticed some missing itineraries.

Before we switch to machine scheduler, those missing itineraries might not have impact to actually scheduling, 
because we can still get same latency due to default values.

With machine scheduler, however, itineraries will have impact to scheduling.
eg: NumMicroOps will default to be 0 if there is NO itineraries for specific instruction class.
And most of the instruction class with itineraries will have NumMicroOps default to 1.

This will has impact on the count of RetiredMOps, affects the Pending/Available Queue, 
then causing different scheduling or suboptimal scheduling further.

This patch is for IIC_IntRotateDI first, as there are some existing testcases that can demonstrate the scheduling change.


Repository:
  rL LLVM

https://reviews.llvm.org/D51506

Files:
  llvm/lib/Target/PowerPC/PPCScheduleP7.td
  llvm/lib/Target/PowerPC/PPCScheduleP8.td
  llvm/test/CodeGen/PowerPC/PR35812-neg-cmpxchg.ll
  llvm/test/CodeGen/PowerPC/funnel-shift.ll
  llvm/test/CodeGen/PowerPC/pr33093.ll
  llvm/test/CodeGen/PowerPC/testBitReverse.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D51506.163405.patch
Type: text/x-patch
Size: 8926 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180830/b074a0c1/attachment.bin>