[PATCH] D50636: [DAGCombiner] Add X / X -> 1 & X % X -> 0 folds.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 27 20:02:22 PDT 2018

Previous message: [PATCH] D50491: [DAGCombiner][AMDGPU][Mips] Fold bitcast with volatile loads if the resulting load is legal for the target.
Next message: [PATCH] D50636: [DAGCombiner] Add X / X -> 1 & X % X -> 0 folds.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

@jonpa, it looks like changing the urem to this will trigger the original bug and avoid the optimization Simon is adding here.

  %B8 = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 %L5, i8 %L)
  %B9 = extractvalue {i8, i1} %B8, 0


Repository:
  rL LLVM

https://reviews.llvm.org/D50636

Previous message: [PATCH] D50491: [DAGCombiner][AMDGPU][Mips] Fold bitcast with volatile loads if the resulting load is legal for the target.
Next message: [PATCH] D50636: [DAGCombiner] Add X / X -> 1 & X % X -> 0 folds.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list