[PATCH] D51125: [x86] use more broadcasts to load a scalar into vector reg

[Sanjay Patel via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL340685: [x86] try harder to use broadcast to load a scalar into vector reg (authored by spatel, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D51125?vs=162047&id=162549#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D51125

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/avx-basic.ll
  llvm/trunk/test/CodeGen/X86/insert-loaded-scalar.ll
  llvm/trunk/test/CodeGen/X86/sse3-avx-addsub-2.ll
  llvm/trunk/test/CodeGen/X86/sse41.ll
  llvm/trunk/test/CodeGen/X86/vector-shuffle-128-v8.ll
  llvm/trunk/test/CodeGen/X86/vector-shuffle-256-v16.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D51125.162549.patch
Type: text/x-patch
Size: 14635 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180825/37098c71/attachment.bin>