[PATCH] D50272: [tablegen] Improve performance of -gen-register-info by replacing barely-necessary std::map with a sorted vector

Daniel Sanders via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Aug 7 13:53:36 PDT 2018


dsanders updated this revision to Diff 159591.
dsanders marked 7 inline comments as done.
dsanders added a comment.

Fixed most of the nits. Left out the one about iterating over DwarfRegNums since it would make the patch noisy.

Will re-generate the numbers before committing


Repository:
  rL LLVM

https://reviews.llvm.org/D50272

Files:
  include/llvm/ADT/STLExtras.h
  utils/TableGen/RegisterInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D50272.159591.patch
Type: text/x-patch
Size: 5432 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180807/2183448c/attachment-0001.bin>


More information about the llvm-commits mailing list