[PATCH] D49248: [TargetLowering] Add support for non-uniform vectors to BuildUDIV
    Simon Pilgrim via Phabricator via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Mon Aug  6 03:47:45 PDT 2018
    
    
  
RKSimon updated this revision to Diff 159269.
RKSimon added a comment.
Use an extra MULHU to support the shift-by-one and shift-by-zero NPQ/no-NPQ case.
Repository:
  rL LLVM
https://reviews.llvm.org/D49248
Files:
  include/llvm/CodeGen/TargetLowering.h
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/X86/combine-udiv.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D49248.159269.patch
Type: text/x-patch
Size: 25893 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180806/9cb9585c/attachment.bin>
    
    
More information about the llvm-commits
mailing list