[PATCH] D50061: [llvm-exegesis] Proposal to add Exegesis Configuration to td files.

Guillaume Chatelet via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 3 00:26:59 PDT 2018


gchatelet added a comment.

In https://reviews.llvm.org/D50061#1185808, @RKSimon wrote:

> I'm worried about the scalability of this as well - how much can you achieve just be using the domain of the instruction?


By domain you mean register classes of the operands?
If so then not much, DIVPDrr for instance has the following in operands

>   dag InOperandList = (ins VR128:$src1, VR128:$src2);

VR128 does not tell how many values are packed nor if they are half, float, double or integer values.
Sure you can infer it from the name of the instruction but it's not going to scale to other architectures.

For llvm-exegesis to do a good job we need to add some semantic to the instruction description.


Repository:
  rL LLVM

https://reviews.llvm.org/D50061





More information about the llvm-commits mailing list