[PATCH] D46754: [AMDGPU] Add intrinsics for 16 bit interpolation
Tim Corringham via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jul 24 04:51:50 PDT 2018
timcorringham updated this revision to Diff 157007.
timcorringham added a comment.
Removed the mode register pass, as that will be introduced as a
separate change.
Repository:
rL LLVM
https://reviews.llvm.org/D46754
Files:
include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/AMDGPU/AMDGPUISelLowering.cpp
lib/Target/AMDGPU/AMDGPUISelLowering.h
lib/Target/AMDGPU/AMDGPUInstrInfo.td
lib/Target/AMDGPU/AMDGPUSearchableTables.td
lib/Target/AMDGPU/SIISelLowering.cpp
lib/Target/AMDGPU/VOP3Instructions.td
test/CodeGen/AMDGPU/llvm.amdgcn.interp.f16.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46754.157007.patch
Type: text/x-patch
Size: 12784 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180724/75b243a2/attachment.bin>
More information about the llvm-commits
mailing list