[PATCH] D49660: [GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value

[Alexander Ivchenko via Phabricator via llvm-commits]

aivchenk created this revision.
aivchenk added reviewers: qcolombet, rtereshin, aemerson.
Herald added subscribers: atanasyan, kristof.beyls, rovka, nhaehnle, sdardis, arsenm.
Herald added a reviewer: javed.absar.

This is logical continuation of https://reviews.llvm.org/D46018 (r332449)


https://reviews.llvm.org/D49660

Files:
  include/llvm/CodeGen/GlobalISel/CallLowering.h
  lib/CodeGen/GlobalISel/IRTranslator.cpp
  lib/Target/AArch64/AArch64CallLowering.cpp
  lib/Target/AArch64/AArch64CallLowering.h
  lib/Target/AMDGPU/AMDGPUCallLowering.cpp
  lib/Target/AMDGPU/AMDGPUCallLowering.h
  lib/Target/ARM/ARMCallLowering.cpp
  lib/Target/ARM/ARMCallLowering.h
  lib/Target/Mips/MipsCallLowering.cpp
  lib/Target/Mips/MipsCallLowering.h
  lib/Target/X86/X86CallLowering.cpp
  lib/Target/X86/X86CallLowering.h
  test/CodeGen/AArch64/GlobalISel/call-translator.ll
  test/CodeGen/AArch64/GlobalISel/irtranslator-exceptions.ll
  test/CodeGen/ARM/GlobalISel/arm-param-lowering.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D49660.156734.patch
Type: text/x-patch
Size: 24434 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180723/a5b928a2/attachment-0001.bin>