[llvm] r336267 - [AArch64][SVE] Asm: Support for instructions to set/read FFR.
Sander de Smalen via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 4 05:58:46 PDT 2018
Author: s.desmalen
Date: Wed Jul 4 05:58:46 2018
New Revision: 336267
URL: http://llvm.org/viewvc/llvm-project?rev=336267&view=rev
Log:
[AArch64][SVE] Asm: Support for instructions to set/read FFR.
Includes instructions to read the First-Faulting Register (FFR):
- RDFFR (unpredicated)
rdffr p0.b
- RDFFR (predicated)
rdffr p0.b, p0/z
- RDFFRS (predicated, sets condition flags)
rdffr p0.b, p0/z
Includes instructions to set/write the FFR:
- SETFFR (no arguments, sets the FFR to all true)
setffr
- WRFFR (unpredicated)
wrffr p0.b
Added:
llvm/trunk/test/MC/AArch64/SVE/rdffr-diagnostics.s
llvm/trunk/test/MC/AArch64/SVE/rdffr.s
llvm/trunk/test/MC/AArch64/SVE/rdffrs-diagnostics.s
llvm/trunk/test/MC/AArch64/SVE/rdffrs.s
llvm/trunk/test/MC/AArch64/SVE/setffr.s
llvm/trunk/test/MC/AArch64/SVE/wrffr-diagnostics.s
llvm/trunk/test/MC/AArch64/SVE/wrffr.s
Modified:
llvm/trunk/lib/Target/AArch64/AArch64SVEInstrInfo.td
llvm/trunk/lib/Target/AArch64/SVEInstrFormats.td
Modified: llvm/trunk/lib/Target/AArch64/AArch64SVEInstrInfo.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AArch64/AArch64SVEInstrInfo.td?rev=336267&r1=336266&r2=336267&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AArch64/AArch64SVEInstrInfo.td (original)
+++ llvm/trunk/lib/Target/AArch64/AArch64SVEInstrInfo.td Wed Jul 4 05:58:46 2018
@@ -12,6 +12,13 @@
//===----------------------------------------------------------------------===//
let Predicates = [HasSVE] in {
+
+ def RDFFR_PPz : sve_int_rdffr_pred<0b0, "rdffr">;
+ def RDFFRS_PPz : sve_int_rdffr_pred<0b1, "rdffrs">;
+ def RDFFR_P : sve_int_rdffr_unpred<"rdffr">;
+ def SETFFR : sve_int_setffr<"setffr">;
+ def WRFFR : sve_int_wrffr<"wrffr">;
+
defm ADD_ZZZ : sve_int_bin_cons_arit_0<0b000, "add">;
defm SUB_ZZZ : sve_int_bin_cons_arit_0<0b001, "sub">;
defm SQADD_ZZZ : sve_int_bin_cons_arit_0<0b100, "sqadd">;
Modified: llvm/trunk/lib/Target/AArch64/SVEInstrFormats.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AArch64/SVEInstrFormats.td?rev=336267&r1=336266&r2=336267&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AArch64/SVEInstrFormats.td (original)
+++ llvm/trunk/lib/Target/AArch64/SVEInstrFormats.td Wed Jul 4 05:58:46 2018
@@ -2092,6 +2092,60 @@ multiclass sve_int_perm_bin_perm_pp<bits
def _D : sve_int_perm_bin_perm_pp<opc, 0b11, asm, PPR64>;
}
+class sve_int_rdffr_pred<bit s, string asm>
+: I<(outs PPR8:$Pd), (ins PPRAny:$Pg),
+ asm, "\t$Pd, $Pg/z",
+ "",
+ []>, Sched<[]> {
+ bits<4> Pd;
+ bits<4> Pg;
+ let Inst{31-23} = 0b001001010;
+ let Inst{22} = s;
+ let Inst{21-9} = 0b0110001111000;
+ let Inst{8-5} = Pg;
+ let Inst{4} = 0;
+ let Inst{3-0} = Pd;
+
+ let Defs = !if(!eq (s, 1), [NZCV], []);
+ let Uses = [FFR];
+}
+
+class sve_int_rdffr_unpred<string asm> : I<
+ (outs PPR8:$Pd), (ins),
+ asm, "\t$Pd",
+ "",
+ []>, Sched<[]> {
+ bits<4> Pd;
+ let Inst{31-4} = 0b0010010100011001111100000000;
+ let Inst{3-0} = Pd;
+
+ let Uses = [FFR];
+}
+
+class sve_int_wrffr<string asm>
+: I<(outs), (ins PPR8:$Pn),
+ asm, "\t$Pn",
+ "",
+ []>, Sched<[]> {
+ bits<4> Pn;
+ let Inst{31-9} = 0b00100101001010001001000;
+ let Inst{8-5} = Pn;
+ let Inst{4-0} = 0b00000;
+
+ let hasSideEffects = 1;
+ let Defs = [FFR];
+}
+
+class sve_int_setffr<string asm>
+: I<(outs), (ins),
+ asm, "",
+ "",
+ []>, Sched<[]> {
+ let Inst{31-0} = 0b00100101001011001001000000000000;
+
+ let hasSideEffects = 1;
+ let Defs = [FFR];
+}
//===----------------------------------------------------------------------===//
// SVE Permute Vector - Predicated Group
Added: llvm/trunk/test/MC/AArch64/SVE/rdffr-diagnostics.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/rdffr-diagnostics.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/rdffr-diagnostics.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/rdffr-diagnostics.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,19 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid element widths
+
+rdffr p0.h
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffr p0.h
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+rdffr p0.s
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffr p0.s
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+rdffr p0.d
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffr p0.d
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
Added: llvm/trunk/test/MC/AArch64/SVE/rdffr.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/rdffr.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/rdffr.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/rdffr.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,32 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d -mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+
+rdffr p0.b
+// CHECK-INST: rdffr p0.b
+// CHECK-ENCODING: [0x00,0xf0,0x19,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 00 f0 19 25 <unknown>
+
+rdffr p15.b
+// CHECK-INST: rdffr p15.b
+// CHECK-ENCODING: [0x0f,0xf0,0x19,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 0f f0 19 25 <unknown>
+
+rdffr p0.b, p0/z
+// CHECK-INST: rdffr p0.b, p0/z
+// CHECK-ENCODING: [0x00,0xf0,0x18,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 00 f0 18 25 <unknown>
+
+rdffr p15.b, p15/z
+// CHECK-INST: rdffr p15.b, p15/z
+// CHECK-ENCODING: [0xef,0xf1,0x18,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: ef f1 18 25 <unknown>
Added: llvm/trunk/test/MC/AArch64/SVE/rdffrs-diagnostics.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/rdffrs-diagnostics.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/rdffrs-diagnostics.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/rdffrs-diagnostics.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,30 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
+
+
+// --------------------------------------------------------------------------//
+// No unpredicated form
+
+rdffrs p0.b
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: too few operands for instruction
+// CHECK: rdffrs p0.b
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+
+// --------------------------------------------------------------------------//
+// Invalid element widths
+
+rdffrs p0.h, p0/z
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffrs p0.h, p0/z
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+rdffrs p0.s, p0/z
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffrs p0.s, p0/z
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+rdffrs p0.d, p0/z
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: rdffrs p0.d, p0/z
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
Added: llvm/trunk/test/MC/AArch64/SVE/rdffrs.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/rdffrs.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/rdffrs.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/rdffrs.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,20 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d -mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+
+rdffrs p0.b, p0/z
+// CHECK-INST: rdffrs p0.b, p0/z
+// CHECK-ENCODING: [0x00,0xf0,0x58,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 00 f0 58 25 <unknown>
+
+rdffrs p15.b, p15/z
+// CHECK-INST: rdffrs p15.b, p15/z
+// CHECK-ENCODING: [0xef,0xf1,0x58,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: ef f1 58 25 <unknown>
Added: llvm/trunk/test/MC/AArch64/SVE/setffr.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/setffr.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/setffr.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/setffr.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,14 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d -mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+
+setffr
+// CHECK-INST: setffr
+// CHECK-ENCODING: [0x00,0x90,0x2c,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 00 90 2c 25 <unknown>
Added: llvm/trunk/test/MC/AArch64/SVE/wrffr-diagnostics.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/wrffr-diagnostics.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/wrffr-diagnostics.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/wrffr-diagnostics.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,19 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid element widths
+
+wrffr p0.h
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: wrffr p0.h
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+wrffr p0.s
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: wrffr p0.s
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+wrffr p0.d
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register
+// CHECK: wrffr p0.d
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
Added: llvm/trunk/test/MC/AArch64/SVE/wrffr.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/AArch64/SVE/wrffr.s?rev=336267&view=auto
==============================================================================
--- llvm/trunk/test/MC/AArch64/SVE/wrffr.s (added)
+++ llvm/trunk/test/MC/AArch64/SVE/wrffr.s Wed Jul 4 05:58:46 2018
@@ -0,0 +1,20 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d -mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+
+wrffr p0.b
+// CHECK-INST: wrffr p0.b
+// CHECK-ENCODING: [0x00,0x90,0x28,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: 00 90 28 25 <unknown>
+
+wrffr p15.b
+// CHECK-INST: wrffr p15.b
+// CHECK-ENCODING: [0xe0,0x91,0x28,0x25]
+// CHECK-ERROR: instruction requires: sve
+// CHECK-UNKNOWN: e0 91 28 25 <unknown>
More information about the llvm-commits
mailing list