[PATCH] D48308: [POWER9] Ensure float128 in non-homogenous aggregates are passed via VSX registers

[Lei Huang via Phabricator via llvm-commits]

lei created this revision.
lei added reviewers: nemanjai, kbarton, stefanp, hfinkel.

Non-homogenous aggregates are passed in consecutive GPRs, in GPRs and in memory, or in memory. This patch ensures that float128 members of non-homogenous aggregates are passed via VSX registers.

This is done via custom lowering a bitcast of a build_pari(i64,i64) to float128 to a new PPCISD node, `BUILD_FP128`.


https://reviews.llvm.org/D48308

Files:
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCISelLowering.h
  lib/Target/PowerPC/PPCInstrInfo.td
  lib/Target/PowerPC/PPCInstrVSX.td
  test/CodeGen/PowerPC/f128-aggregates.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D48308.151842.patch
Type: text/x-patch
Size: 12144 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180619/4d72f54a/attachment.bin>